20.2 Real-Time Systems, Architecture, Hardware Issues for Vision

Chapter Contents (Back)
Hardware.

CVonline: Hardware, DSP, Parallel and Other Non-Standard Processing Platforms,
CV-OnlineJuly 2001.
HTML Version. Survey, Systems.
See also University of Edinburgh. BibRef 0107

Parimic,
2002. Vendor, Image Processing. Vendor, Surveillance.
HTML Version. Focuses on semiconductor implementations for advanced real-time applications.

Chien, R.T., and Snyder, W.E.,
Hardware for Visual Image Processing,
CirSys(22), June 1975, pp. 541-551. BibRef 7506

de Lotto, I., Dotti, D.,
Two-dimensional transforms by minicomputers without matrix transposing,
CGIP(4), No. 3, September 1975, pp. 271-278.
Elsevier DOI 0501
BibRef

Garibotto, G.B.[Giovanni B.],
How to Make Business with Computer Vision Technology,
CIAP05(11-18).
Springer DOI 0509
BibRef

Garibotto, G.B.[Giovanni B.],
Architectures for Image Processing and Computer Vision,
HPRCV97(Chapter V:6). (reprint) BibRef 9700

Gasteratos, A., Andreadis, I.,
Non-linear image processing in hardware,
PR(33), No. 6, June 2000, pp. 1013-1021.
Elsevier DOI 0004
BibRef

Laplante, P.A.[Phillip A.],
A Retrospective on Real-Time Imaging, a New Taxonomy and a Roadmap for the Future,
RealTimeImg(8), No. 5, October 2002, pp. 413-425.
DOI Link 0304
The history and current state of research in real time imaging. Large listing of bibliographies. BibRef

Neill, C.J.[Colin J.], Laplante, P.A.[Phillip A.],
Specification of real-time imaging systems using the UML,
RealTimeImg(9), No. 2, April 2003, pp. 125-137.
Elsevier DOI 0304
BibRef

Martínez, J.[Judit], Costa, E.[Eva], Herreros, P.[Paco], Sánchez, X.[Xavi], Baldrich, R.[Ramon],
A modular and scalable architecture for PC-based real-time vision systems,
RealTimeImg(9), No. 2, April 2003, pp. 99-112.
Elsevier DOI 0304
BibRef

Veklerov, E.[Eugene],
Application of probabilistic imaging techniques to real-time systems,
RealTimeIP(1), No. 1, October 2006, pp. 53-56.
Springer DOI 0001
Applied to reconstructions, CT, etc. BibRef

Talla, D.[Deepu], Golston, J.[Jeremiah],
Using DaVinci Technology for Digital Video Devices,
Computer(153), No. 10, October 2007, pp. 53-61.
IEEE DOI 0709
Embedded Systems issue. BibRef

Kehtarnavaz, N.[Nasser], Gamadia, M.[Mark],
Real-Time Image and Video Processing: From Research to Reality,
Morgan Claypool2006. Synthesis Lectures on Image, Video, and Multimedia Processing
WWW Link. BibRef 0600

Kisacanin, B.[Branislav], Bhattacharyya, S.S.[Shuvra S.], Chai, S.[Sek], (Eds.),
Embedded Computer Vision,
Springer2009, ISBN: 978-1-84800-303-3.
WWW Link. Buy this book: Embedded Computer Vision (Advances in Pattern Recognition) BibRef 0900

Plaza, A.J.[Antonio J.],
Special issue on architectures and techniques for real-time processing of remotely sensed images,
RealTimeIP(4), No. 3, August 2009, pp. xx-yy.
Springer DOI 0909
BibRef

Thomas, U.[Ulrike], Rosenbaum, D.[Dominik], Kurz, F.[Franz], Suri, S.[Sahil], Reinartz, P.[Peter],
A new software/hardware architecture for real time image processing of wide area airborne camera images,
RealTimeIP(4), No. 3, August 2009, pp. xx-yy.
Springer DOI 0909
BibRef

Prieto, M.S.[Miguel S.], Allen, A.R.[Alastair R.],
A hybrid system for embedded machine vision using FPGAs and neural networks,
MVA(20), No. 6, October 2009, pp. xx-yy.
Springer DOI 0910
BibRef

Narasimha, R.[Rajesh], Budagavi, M.[Madhukar], Lee, S.J.[Seok-Jun], Wentzloff, D.D.[David D.],
Special issue on breakthrough architectures for image and video systems,
SP:IC(25), No. 5, June 2010, pp. 315-316.
Elsevier DOI 1007
BibRef

Meehan, J., Busch, S., Noel, J., Noraz, F.,
Multimedia IP architecture trends in the mobile multimedia consumer device,
SP:IC(25), No. 5, June 2010, pp. 317-324.
Elsevier DOI 1007
Mobile consumer device; Media processor; Architecture; Imaging; Video; Graphics; Display BibRef

Chai, S.[Sek], Kisacanin, B.[Branislav], Bellas, N.[Nikolaos],
Special issue on embedded vision,
CVIU(114), No. 11, November 2010, pp. 1115.
Elsevier DOI 1011
BibRef

Khalvati, F.[Farzad], Aagaard, M.D.[Mark D.],
Window memoization: an efficient hardware architecture for high-performance image processing,
RealTimeIP(5), No. 3, September 2010, pp. 195-212.
WWW Link. 1011
BibRef

Khalvati, F.[Farzad], Aagaard, M.D.[Mark D.], Tizhoosh, H.R.[Hamid R.],
Window memoization: toward high-performance image processing software,
RealTimeIP(10), No. 1, March 2015, pp. 5-25.
Springer DOI 1503
BibRef

Jung, S.W.[Seung-Wan], Nam, Y.J.[Young Jin], Seo, D.W.[Dae-Wha],
Amortized Linux Ext3 File System with Fast Writing after Editing for WinXP-Based Multimedia Application,
IEICE(E94-D), No. 11, November 2011, pp. 2259-2270.
WWW Link. 1111
BibRef

Adams, A.[Andrew], Jacobs, D.E.[David E.], Dolson, J.[Jennifer], Tico, M.[Marius], Pulli, K.[Kari], Talvala, E.V.[Eino-Ville], Ajdin, B.[Boris], Vaquero, D.[Daniel], Lensch, H.P.A.[Hendrik P. A.], Horowitz, M.[Mark], Park, S.H.[Sung Hee], Gelfand, N.[Natasha], Baek, J.[Jongmin], Matusik, W.[Wojciech], Levoy, M.[Marc],
The Frankencamera: An Experimental Platform for Computational Photography,
CACM(55), No. 11, November 2012, pp. 90-98.
DOI Link 1210
Progress in computational photography has been hampered by the lack of a portable, programmable camera with sufficient image quality and computing power. To address this problem, we have designed and implemented the Frankencamera. BibRef

Khazaal, A., Cabot, F., Anterrieu, E., Soldo, Y.,
A Kurtosis-Based Approach to Detect RFI in SMOS Image Reconstruction Data Processor,
GeoRS(52), No. 11, November 2014, pp. 7038-7047.
IEEE DOI 1407
Contamination BibRef

Wus, J.[John], Tian, J.[Jun], Li, H.B.[Hong-Bing], Zhang, D.Q.[Dong-Qing], Jiang, W.[Wei], Wu, Z.Y.[Zhen-Yu], Yu, H.[Heather],
Toward Experiential Mobile Media Processing,
MultMedMag(21), No. 2, April 2014, pp. 80-89.
IEEE DOI 1407
Cameras BibRef

Imran, N.[Naveed], Ashraf, R.A.[Rizwan A.], DeMara, R.F.[Ronald F.],
Power and quality-aware image processing soft-resilience using online multi-objective GAs,
IJCVR(5), No. 1, 2015, pp. 72-98.
DOI Link 1502
BibRef

Li, L.[Lin], Yu, F.[Feng],
Block Region of Interest Method for Real-Time Implementation of Large and Scalable Image Reconstruction,
SPLetters(22), No. 11, November 2015, pp. 1908-1912.
IEEE DOI 1509
field programmable gate arrays BibRef

Fujii, T.[Tomoya], Sato, S.[Shimpei], Nakahar, H.[Hiroki],
A Threshold Neuron Pruning for a Binarized Deep Neural Network on an FPGA,
IEICE(E101-D), No. 2, February 2018, pp. 376-386.
WWW Link. 1802
BibRef

Li, C.[Chao], Bi, Y.J.[Yan-Jing], Benezeth, Y.[Yannick], Ginhac, D.[Dominique], Yang, F.[Fan],
High-level synthesis for FPGAs: code optimization strategies for real-time image processing,
RealTimeIP(14), No. 3, March 2018, pp. 701-712.
Springer DOI 1804
BibRef

Li, C.[Chao], Bi, Y.J.[Yan-Jing], Marzani, F.[Franck], Yang, F.[Fan],
Fast FPGA prototyping for real-time image processing with very high-level synthesis,
RealTimeIP(16), No. 5, October 2019, pp. 1795-1812.
WWW Link. 1911
BibRef

Sacht, L.[Leonardo], Nehab, D.[Diego], Schulz de Lima, R.[Rodolfo],
Real-Time Continuous Image Processing,
IJIG(18), No. 3, July 2018, pp. Article 1850016.
DOI Link 1807
BibRef

Trinh, H., Calyam, P., Chemodanov, D., Yao, S., Lei, Q., Gao, F., Palaniappan, K.,
Energy-Aware Mobile Edge Computing and Routing for Low-Latency Visual Data Processing,
MultMed(20), No. 10, October 2018, pp. 2562-2577.
IEEE DOI 1810
cloud computing, data handling, disasters, energy conservation, Internet of Things, learning (artificial intelligence), Low-latency Visual Data Processing BibRef

Schwartz, E., Giryes, R., Bronstein, A.M.,
DeepISP: Toward Learning an End-to-End Image Processing Pipeline,
IP(28), No. 2, February 2019, pp. 912-923.
IEEE DOI 1811
Task analysis, Pipelines, Noise reduction, Image color analysis, Cameras, Image resolution, Image processing, deep learning, ISP, color correction BibRef

Ding, Z., Ng, D.W.K., Schober, R., Poor, H.V.,
Delay Minimization for NOMA-MEC Offloading,
SPLetters(25), No. 12, December 2018, pp. 1875-1879.
IEEE DOI 1812
distributed processing, minimisation, mobile computing, multi-access systems, Newton method, Non-orthogonal multiple access (NOMA) and mobile edge computing (MEC) offloading BibRef

Orlandic, M.[Milica], Fjeldtvedt, J.[Johan], Johansen, T.A.[Tor Arne],
A Parallel FPGA Implementation of the CCSDS-123 Compression Algorithm,
RS(11), No. 6, 2019, pp. xx-yy.
DOI Link 1903
BibRef

Liu, J.X.[Jian-Xiong], Bouganis, C.[Christos], Cheung, P.Y.K.[Peter Y. K.],
Context-based image acquisition from memory in digital systems,
RealTimeIP(16), No. 4, August 2019, pp. 1057-1076.
Springer DOI 1908
BibRef

Suliga, J.[Joanna], Bhattacharjee, J.[Joy], Chormanski, J.[Jaroslaw], van Griensven, A.[Ann], Verbeiren, B.[Boud],
Automatic Proba-V Processor: TREX: Tool for Raster Data Exploration,
RS(11), No. 21, 2019, pp. xx-yy.
DOI Link 1911
BibRef

Palanisamy, G.[Gnanambikai], Natarajan, V.K.[Vijeyakumar Krishnasamy], Sundaram, K.[Kalaiselvi],
Area-efficient parallel adder with faithful approximation for image and signal processing applications,
IET-IPR(13), No. 13, November 2019, pp. 2587-2594.
DOI Link 1911
BibRef

Kazmi, M.[Majida], Aziz, A.[Arshad], Akhtar, P.[Pervez],
An efficient and compact row buffer architecture on FPGA for real-time neighbourhood image processing,
RealTimeIP(16), No. 5, October 2019, pp. 1845-1858.
WWW Link. 1911
BibRef

Tehreem, A.[Amna], Khawaja, S.G.[Sajid Gul], Khan, A.M.[Asad Mansoor], Akram, M.U.[Muhammad Usman], Khan, S.A.[Shoab A.],
Multiprocessor architecture for real-time applications using mean shift clustering,
RealTimeIP(16), No. 6, December 2019, pp. 2233-2246.
Springer DOI 1912
BibRef

Musil, P., Juránek, R., Musil, M., Zemcík, P.,
Cascaded Stripe Memory Engines for Multi-Scale Object Detection in FPGA,
CirSysVideo(30), No. 1, January 2020, pp. 267-280.
IEEE DOI 2002
embedded systems, feature extraction, field programmable gate arrays, object detection, field programmable gate arrays BibRef

Rodriguez-Borbon, J.M., Ma, X., Roy-Chowdhury, A.K., Najjar, W.A.,
Heterogeneous Acceleration of HAR Applications,
CirSysVideo(30), No. 3, March 2020, pp. 888-902.
IEEE DOI 2003
Field programmable gate arrays, Feature extraction, Throughput, Graphics processing units, Histograms, Central Processing Unit, GPUs BibRef

Ul Mustafa, N.[Naveed], O'Riordan, M.J.[Martin J.], Rogers, S.[Stephen], Ozturk, O.[Ozcan],
Exploiting architectural features of a computer vision platform towards reducing memory stalls,
RealTimeIP(17), No. 4, August 2020, pp. 853-870.
Springer DOI 2007
BibRef

Li, X., Chen, Y.,
Lightweight 2D Imaging for Integrated Imaging and Communication Applications,
SPLetters(28), 2021, pp. 528-532.
IEEE DOI 2103
Imaging, Antenna arrays, Radar imaging, Hardware, Signal processing algorithms, Computational complexity, millimeter-wave imaging BibRef

Liu, L., Tang, J., Liu, S., Yu, B., Xie, Y., Gaudiot, J.L.,
?-RT: A Runtime Framework to Enable Energy-Efficient Real-Time Robotic Vision Applications on Heterogeneous Architectures,
Computer(54), No. 4, April 2021, pp. 14-25.
IEEE DOI 2104
BibRef

Liu, Z.[Zhu], Ma, L.[Long], Liu, R.S.[Ri-Sheng], Fan, X.[Xin],
Learning to Discover a Unified Architecture for Low-Level Vision,
SPLetters(28), 2021, pp. 1470-1474.
IEEE DOI 2108
Task analysis, Computer architecture, Rain, Microprocessors, Noise reduction, Image restoration, Signal processing algorithms, cross-task search BibRef

Paim, G.[Guilherme], Amrouch, H.[Hussam], da Costa, E.A.C.[Eduardo Antônio Cesar], Bampi, S.[Sergio], Henkel, J.[Jörg],
Bridging the Gap Between Voltage Over-Scaling and Joint Hardware Accelerator-Algorithm Closed-Loop,
CirSysVideo(32), No. 1, January 2022, pp. 398-410.
IEEE DOI 2201
Timing, Hardware, Logic gates, Encoding, Heuristic algorithms, Standards, Runtime, Voltage over-scaling, timing errors, closed-loops BibRef

Witayangkurn, A.[Apichon], Arai, A.[Ayumi], Shibasaki, R.[Ryosuke],
Development of Big Data-Analysis Pipeline for Mobile Phone Data with Mobipack and Spatial Enhancement,
IJGI(11), No. 3, 2022, pp. xx-yy.
DOI Link 2204
BibRef

Arguello, H.[Henry], Bacca, J.[Jorge], Kariyawasam, H.[Hasindu], Vargas, E.[Edwin], Marquez, M.[Miguel], Hettiarachchi, R.[Ramith], Garcia, H.[Hans], Herath, K.[Kithmini], Haptuhanthri, U.[Udith], Ahluwalia, B.S.[Balpreet Singh], So, P.[Peter], Wadduwage, D.N.[Dushan N.], Edussooriya, C.U.S.[Chamira U.S.],
Deep Optical Coding Design in Computational Imaging: A data-driven framework,
SPMag(40), No. 2, March 2023, pp. 75-88.
IEEE DOI 2303
Privacy, Optical design, Computational modeling, Signal processing algorithms, Optical imaging, Encoding BibRef


Yoshimura, M.[Masakazu], Otsuka, J.[Junji], Irie, A.[Atsushi], Ohashi, T.[Takeshi],
DynamicISP: Dynamically Controlled Image Signal Processor for Image Recognition,
ICCV23(12820-12830)
IEEE DOI 2401
BibRef

Chen, J.[Jierun], Kao, S.H.[Shiu-Hong], He, H.[Hao], Zhuo, W.P.[Wei-Peng], Wen, S.[Song], Lee, C.H.[Chul-Ho], Chan, S.H.G.[S.H. Gary],
Run, Don't Walk: Chasing Higher FLOPS for Faster Neural Networks,
CVPR23(12021-12031)
IEEE DOI 2309
BibRef

Ganji, D.C.[Darshan C.], Ashfaq, S.[Saad], Saboori, E.[Ehsan], Sah, S.[Sudhakar], Mitra, S.[Saptarshi], AskariHemmat, M.[MohammadHossein], Hoffman, A.[Alexander], Hassanien, A.[Ahmed], Léonardon, M.[Mathieu],
DeepGEMM: Accelerated Ultra Low-Precision Inference on CPU Architectures using Lookup Tables,
ECV23(4656-4664)
IEEE DOI 2309
BibRef

Datta, G.[Gourav], Liu, Z.[Zeyu], Yin, Z.[Zihan], Sun, L.Y.[Lin-Yu], Jaiswal, A.R.[Akhilesh R.], Beerel, P.A.[Peter A.],
Enabling ISPless Low-Power Computer Vision,
WACV23(2429-2438)
IEEE DOI 2302
Training, Image sensors, Visualization, Computational modeling, Bandwidth, Sensors, Algorithms: Machine learning architectures, Embedded sensing/real-time techniques BibRef

Raychaudhuri, D.S.[Dripta S.], Suh, Y.M.[Yu-Min], Schulter, S.[Samuel], Yu, X.[Xiang], Faraki, M.[Masoud], Roy-Chowdhury, A.K.[Amit K.], Chandraker, M.[Manmohan],
Controllable Dynamic Multi-Task Architectures,
CVPR22(10945-10954)
IEEE DOI 2210
Training, Costs, Computational modeling, Scalability, Predictive models, Multitasking, Dynamic scheduling, Vision applications and systems BibRef

El Yadari, M.[Meryeme], Yahyaouy, A.[Ali], El Fazazy, K.[Khalid], Le Masson, S.[Stéphane], Gualous, H.[Hamid],
Placement methods of Virtual Machines in servers,
ISCV22(1-7)
IEEE DOI 2208
Energy consumption, Data centers, Correlation, Random access memory, Quality of service, Interference, VMs Placement-Fuzzy Soft Set BibRef

Rehman, S.A.[Sabeeh Abdul], Jeffrey, Z.[Zoe], Sun, Y.C.[Yi-Chuang], Simpson, O.[Oluyomi],
SASHA: A Shift-Add Segmented Hybrid Approximated Multiplier for Image Processing,
ISCV22(1-5)
IEEE DOI 2208
Image segmentation, Visualization, Power demand, Signal processing algorithms, Computer architecture, image processing and signal processing. BibRef

Wilson, R.[Ronald], Lu, H.W.[Hang-Wei], Zhu, M.D.[Meng-Di], Forte, D.[Domenic], Woodard, D.L.[Damon L.],
REFICS: A Step Towards Linking Vision with Hardware Assurance,
WACV22(3461-3470)
IEEE DOI 2202
Integrated circuits, Scanning electron microscopy, Layout, Collaboration, Grouping and Shape BibRef

Rasmussen, C.B.[Christoffer Bøgelund], Lejbølle, A.R.[Aske Rasch], Nasrollahi, K.[Kamal], Moeslund, T.B.[Thomas B.],
Evaluation of Edge Platforms for Deep Learning in Computer Vision,
IML20(523-537).
Springer DOI 2103
BibRef

Li, C.J.[Chao-Jian], Chen, T.L.[Tian-Long], You, H.R.[Hao-Ran], Wang, Z.Y.[Zhang-Yang], Lin, Y.Y.[Ying-Yan],
Halo: Hardware-aware Learning to Optimize,
ECCV20(IX:500-518).
Springer DOI 2011
BibRef

Mosleh, A., Sharma, A., Onzon, E., Mannan, F., Robidoux, N., Heide, F.,
Hardware-in-the-Loop End-to-End Optimization of Camera Image Processing Pipelines,
CVPR20(7526-7535)
IEEE DOI 2008
Hardware, Task analysis, Pipelines, Measurement, Cameras, Optimization methods BibRef

Deitke, M.[Matt], Han, W.[Winson], Herrasti, A.[Alvaro], Kembhavi, A.[Aniruddha], Kolve, E.[Eric], Mottaghi, R.[Roozbeh], Salvador, J.[Jordi], Schwenk, D.[Dustin], Vander Bilt, E.[Eli], Wallingford, M.[Matthew], Weihs, L.[Luca], Yatskar, M.[Mark], Farhadi, A.[Ali],
RoboTHOR: An Open Simulation-to-Real Embodied AI Platform,
CVPR20(3161-3171)
IEEE DOI 2008
Robots, Navigation, Artificial intelligence, Task analysis, Computational modeling, Visualization, Training BibRef

Savva, M., Kadian, A., Maksymets, O., Zhao, Y., Wijmans, E., Jain, B., Straub, J., Liu, J., Koltun, V., Malik, J., Parikh, D., Batra, D.,
Habitat: A Platform for Embodied AI Research,
ICCV19(9338-9346)
IEEE DOI 2004
application program interfaces, graphics processing units, learning (artificial intelligence), mobile robots, Robots BibRef

Wu, C., Isikdogan, L.F., Rao, S., Nayak, B., Gerasimow, T., Sutic, A., Ain-Kedem, L., Michael, G.,
VisionISP: Repurposing the Image Signal Processor for Computer Vision Applications,
ICIP19(4624-4628)
IEEE DOI 1910
Image signal processors, convolutional neural networks BibRef

Kumar Pasupuleti, S., Rajaram, A., Rao Miniskar, N., Narayana Gadde, R., Yadvandu, D., Rajagopal, V., Vishnoi, A., Kumar Ramasamy, C.,
An Intelligent Bandwidth Manager for CNN Applications on Embedded Devices,
ICIP18(4173-4177)
IEEE DOI 1809
Bandwidth, SDRAM, Frequency modulation, Program processors, Convolution, Memory management, Convolution Neural Networks, Feature map compression BibRef

Rahangdale, S., Keijzer, P., Kruit, P.,
MBSEM image acquisition and image processing in LabView FPGA,
WSSIP16(1-4)
IEEE DOI 1608
cameras BibRef

Thissell, W.R., Czajkowski, R., Schrenk, F., Selway, T., Ries, A.J., Patel, S., McDermott, P.L., Moten, R., Rudnicki, R., Seetharaman, G., Ersoy, I., Palaniappan, K.,
A Scalable Architecture for Operational FMV Exploitation,
VidSum15(1062-1070)
IEEE DOI 1602
Computer architecture BibRef

Girdhar, R.[Rohit], Panda, J.[Jayaguru], Jawahar, C.V.,
Optimizing Storage Intensive Vision Applications to Device Capacity,
ACCV14(V: 460-475).
Springer DOI 1504
BibRef

Cobârzan, C.[Claudiu], Hudelist, M.A.[Marco A.], Schoeffmann, K.[Klaus], Primus, M.J.[Manfred Jürgen],
Mobile Image Analysis: Android vs. iOS,
MMMod15(II: 99-110).
Springer DOI 1501
BibRef

Mann, S.[Steve],
The Sightfield: Visualizing Computer Vision, and Seeing Its Capacity to 'See',
ECVW14(618-623)
IEEE DOI 1409
BibRef

Bailey, D.G., Klaiber, M.J.,
Efficient hardware calculation of running statistics,
IVCNZ13(196-201)
IEEE DOI 1412
digital arithmetic BibRef

Pedre, S.[Sol], Krajník, T.[Tomáš], Todorovich, E.[Elías], Borensztejn, P.[Patricia],
Hardware/software Co-design for Real Time Embedded Image Processing: A Case Study,
CIARP12(599-606).
Springer DOI 1209
BibRef

Wohlfeil, J., Börner, A., Buder, M., Ernst, I., Krutz, D., Reulke, R.,
Real Time Data Processing for Optical Remote Sensing Payloads,
ISPRS12(XXXIX-B5:63-68).
DOI Link 1209
BibRef

Naidu, V.P.S., Rao, P.N.[P. Narayana], Kashyap, S.K.[Sudesh K.], Shanthakumar, N., Girija, G.,
Experimental study with enhanced Vision System prototype unit,
ICIIP11(1-5).
IEEE DOI 1112
BibRef

Wortmann, T.[Tim], Dahmen, C.[Christian], Tunnell, R.[Robert], Fatikow, S.[Sergej],
Image Processing Architecture for Real-Time Micro- and Nanohandling Applications,
MVA09(418-).
PDF File. 0905
BibRef

Yufera, A.[Alberto], Gallego, E.[Estefania],
Automatic generation of Analog Hardware Description Language (AHDL) code from cell culture images,
IPTA10(535-538).
IEEE DOI 1007
BibRef

Jarrett, K.[Kevin], Kavukcuoglu, K.[Koray], Ranzato, M.[Marc'Aurelio], Le Cun, Y.L.[Yann L.],
What is the best multi-stage architecture for object recognition?,
ICCV09(2146-2153).
IEEE DOI 0909
BibRef

Saito, T.[Takahiro], Yamada, D.[Daisuke], Komatsu, T.[Takashi],
Digital camera IP-pipeline based on BV-G color-image decomposition,
ICIP09(3465-3468).
IEEE DOI 0911
BibRef

Petrou, M.[Maria], Faille, F.[Flore],
An Imaging Architecture Based on Derivative Estimation Sensors,
CIARP09(3-18).
Springer DOI 0911
BibRef

Jun, Y.[Yang], Jun, D.[Ding], Na, L.[Li], Guo, Y.X.[Yi-Xiong],
A New Design and Implementation of the Butterfly Unit on FPGA,
CISP09(1-6).
IEEE DOI 0910
BibRef

Bonneau, R.J., Ramseyer, G., Renz, T., Thiem, C.,
A Mathematical Architecture for Molecular Computing,
AIPR07(80-86).
IEEE DOI 0710
BibRef

Liu, X.W.[Xiu-Wen],
A computational framework for real-time detection and recognition of large number of classes,
AIPR04(223-228).
IEEE DOI 0410
BibRef
And: AIPR04(229-234).
IEEE DOI 0410
Real-time, FPGA devices. Seems to be a duplicate entry, both DOI links work. BibRef

Jafolla, J., Dombrowski, M.,
Hyperspectral sensor testbed for real-time algorithm evaluation,
AIPR02(85-91).
IEEE DOI 0210
BibRef

Jawed, K.[Khurram], Morris, J.[John], Gimel'farb, G.L.[Georgy L.],
Towards an intelligent vision processor,
IVCNZ08(1-8).
IEEE DOI 0811
BibRef

Hentati, M.[Manel], Amor, N.B.[Nader Ben], Loukil, K.[Kais], Abid, M.[Mohamed], Diguet, J.P.[Jean-Philippe],
HW/SW Interface Impact on an Adaptive Multimedia System Performance: Case study,
IPTA08(1-6).
IEEE DOI 0811
BibRef

Yamaguchi, K.[Kota], Watanabe, Y.[Yoshihiro], Komuro, T.[Takashi], Ishikawa, M.[Masatoshi],
Interleaved pixel lookup for embedded computer vision,
EmbedCV08(1-8).
IEEE DOI 0806
BibRef

Aroutchelvame, S.M., Raahemifar, K.,
An Efficient Architecture for Entropy-Based Best-Basis Algorithm,
ICIP06(3281-3284).
IEEE DOI 0610
BibRef

Shen, C.S.[Chang-Song], Fels, S.S.[Sidney S.], Little, J.J.[James J.],
OpenVL: Towards A Novel Software Architecture for Computer Vision,
EmbedCV07(1-8).
IEEE DOI 0706
BibRef

Shen, C.S.[Chang-Song], Oldridge, S., Fels, S.S.,
Open Source Vision Library (OpenVL) Based Local Positioning System,
AVSBS06(105-105).
IEEE DOI 0611
To facilitate video processing on various hardware. BibRef

Miller, G.[Gregor], Fels, S.S.[Sidney S.],
Uniform image and camera access,
WACV09(1-6).
IEEE DOI 0912
BibRef

Afrah, A.[Amir], Miller, G.[Gregor], Parks, D.[Donovan], Finke, M.[Matthias], Fels, S.S.[Sidney S.],
Hive: A distributed system for vision processing,
ICDSC08(1-9).
IEEE DOI 0809
BibRef

Narayanaswami, C.,
Form factors for mobile computing and device symbiosis,
ICDAR05(I: 335-339).
IEEE DOI 0508
BibRef

Henke, T., Ginzel, T., Lohweg, V.,
A Simplified Scheme for Hardware-Based Pattern Recognition,
ICIP05(I: 349-352).
IEEE DOI 0512
BibRef

Vicente-Chicote, C.[Cristina], Toledo, A.[Ana], Sánchez-Palma, P.[Pedro],
Image Processing Application Development: From Rapid Prototyping to SW/HW Co-simulation and Automated Code Generation,
IbPRIA05(I:659).
Springer DOI 0509
BibRef

Toledo, A.[Ana], Vicente-Chicote, C.[Cristina], Suardíaz, J.[Juan], Cuenca, S.A.[Sergio A.],
Xilinx System Generator Based HW Components for Rapid Prototyping of Computer Vision SW/HW Systems,
IbPRIA05(I:667).
Springer DOI 0509
BibRef

Jouvray, C., Gerard, S., Terrier, F., Bouaziz, S., Reynaud, R.,
Smart sensor modeling with the UML for real-time embedded applications,
IVS04(919-924).
IEEE DOI 0411
BibRef

Debes, E.,
Recent changes and future trends in general purpose processor architectures to support image and video applications,
ICIP03(III: 85-88).
IEEE DOI 0312
BibRef

Cernuschi-Frias, B., Hamkalo, J., Pfefferman, J., Gonzalez, H.,
Analysis of Cache Memory Strategies for Some Image Processing Applications,
ICIP01(III: 334-337).
IEEE DOI 0108
BibRef

Kavvadias, N., Chatzigeorgiou, A., Zervas, N.D., Nikolaidis, S.,
Memory Hierarchy Exploration for Low Power Architectures in Embedded Multimedia Applications,
ICIP01(III: 326-329).
IEEE DOI 0108
BibRef

Schmidradler, D., Dyck, W., Furst, K., and Hufnagel, H.,
Fault Analysis and Performance Monitoring in Prototyping Machine Vision Systems,
ICIP97(II: 590-593).
IEEE DOI BibRef 9700

Mou, Z.J.A., Rice, D.S., Ding, W.[Wei],
VIS-based native video processing on UltraSPARC,
ICIP96(II: 153-156).
IEEE DOI 9610
BibRef

Valero, V., Cuartero, F., Garrido, A., Quiles, F.,
A simulation tool of parallel architectures for digital image processing applications based on DLX processors,
ICIP95(III: 448-451).
IEEE DOI 9510
BibRef

Pavie, H., Rebiai, M., Pinson, F., Smolarz, A.,
Real time video architecture of a texture generator for digital video production,
ICIP94(III: 616-620).
IEEE DOI 9411
BibRef

van Inge, A., Hertzberger, L.O.,
A hybrid architecture for a high performance and physical small low-level image processing system,
ICPR92(IV:70-74).
IEEE DOI 9208
BibRef

Chapter on Implementations and Applications, Databases, QBIC, Video Analysis, Hardware and Software, Inspection continues in
Systems and Architectures for Image Processing .


Last update:Mar 16, 2024 at 20:36:19